

Silicon PNP Power Transistors

2SA1205

DESCRIPTION

- With TO-3PN package
- High power dissipation

APPLICATIONS

- For general purpose applications

PINNING

PIN	DESCRIPTION
1	Base
2	Collector;connected to mounting base
3	Emitter




Fig.1 simplified outline (TO-3PN) and symbol

Absolute maximum ratings(Ta=)

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
V _{CBO}	Collector-base voltage	Open emitter	-70	V
V _{CEO}	Collector-emitter voltage	Open base	-50	V
V _{EBO}	Emitter-base voltage	Open collector	-6	V
I _C	Collector current		-12	A
I _B	Base current		-4	A
P _C	Collector power dissipation	T _C =25	100	W
T _j	Junction temperature		150	
T _{stg}	Storage temperature		-55~150	

Silicon PNP Power Transistors

2SA1205

CHARACTERISTICS

T_j=25 unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP.	MAX	UNIT
V _{(BR)CEO}	Collector-emitter breakdown voltage	I _C =-25mA ; I _B =0	-50			V
V _{CEsat}	Collector-emitter saturation voltage	I _C =-5A; I _B =-0.12A			-0.5	V
I _{CBO}	Collector cut-off current	V _{CB} =-70V; I _E =0			-0.1	mA
I _{EBO}	Emitter cut-off current	V _{EB} =-6V; I _C =0			-0.1	mA
h _{FE}	DC current gain	I _C =-5A ; V _{CE} =-0.5V	40			
f _T	Transition frequency	I _E =3A ; V _{CE} =-12V		20		MHz

Switching times

t _{on}	Turn-on time	I _C =-5A; R _L =4 I _{B1} =-I _{B2} =-0.12A V _{CC} =-20V		0.60		μs
t _{stg}	Storage time			0.50		μs
t _f	Fall time			0.25		μs

Silicon PNP Power Transistors

2SA1205

PACKAGE OUTLINE




Fig.2 outline dimensions (unindicated tolerance: ± 0.1mm)