

Silicon PNP Power Transistors

2SB849

DESCRIPTION


- With TO-3PFa package
- Complement to type 2SD1110
- Wide area of safe operation

APPLICATIONS

- For use in low frequency power amplifier applications

PINNING

PIN	DESCRIPTION
1	Base
2	Collector
3	Emitter



Absolute maximum ratings(Ta=25)

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
V_{CBO}	Collector-base voltage	Open emitter	-120	V
V_{CEO}	Collector-emitter voltage	Open base	-120	V
V_{EBO}	Emitter-base voltage	Open collector	-7	V
I_C	Collector current		-7	A
P_C	Collector power dissipation	$T_C=25$	80	W
T_j	Junction temperature		150	
T_{stg}	Storage temperature		-55~150	

Silicon PNP Power Transistors

2SB849

CHARACTERISTICS

T_j=25 unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP.	MAX	UNIT
V _{CEO(BR)}	Collector-emitter breakdown voltage	I _C =-10mA ; I _B =0	-120			V
V _{CEsat}	Collector-emitter saturation voltage	I _C =-5A ; I _B =-0.5A			-2.0	V
V _{BESat}	Base-emitter saturation voltage	I _C =-5A ; I _B =-0.5A			-2.0	V
I _{CBO}	Collector cut-off current	V _{CB} =-120V ; I _E =0			-50	μ A
I _{EBO}	Emitter cut-off current	V _{EB} =-6V ; I _C =0			-50	μ A
h _{FE-1}	DC current gain	I _C =-20mA ; V _{CE} =-5V	20			
h _{FE-2}	DC current gain	I _C =-1A ; V _{CE} =-5V	40		200	
C _{OB}	Output capacitance	I _E =0 ; V _{CB} =-10V ; f=1MHz		340		pF
f _T	Transition frequency	I _C =-0.2A ; V _{CE} =-5V		14		MHz

Silicon PNP Power Transistors

2SB849

PACKAGE OUTLINE




Fig.2 Outline dimensions (unindicated tolerance: $\pm 0.30\text{mm}$)